



Figure 8: Example SPICE, Verilog-A(MS) or VHDL-A(MS) implementation

\* This signal is automatically created, by inverting and delaying D\_drive based on the information in [Diff Pin].

\*\* Pseudo-differential buffers must have A\_to\_D entries, but D\_receive is determined by the state of A\_signal (Inverting) and A\_signal (Non-inverting) according to the [Diff Pin] declaration.

\*\*\* D\_enable is shared between the separate buffers. This sharing is handled by the EDA tool.